

## 1. 特性

- 输出配置
  - 立体声 2.0: 2x25W (8Ω, 21V, THD + N = 1%)
  - 立体声 2.0: 2x23W (6Ω, 18V, THD + N = 1%)
- 供电电压范围
  - PVDD: 4.5V – 21V
  - DVDD: 1.8V 或者 3.3V
- 静态功耗
  - 31.5mA at PVDD=12V, BD
  - 18.5mA at PVDD=12V, 1SPW
- 音频性能指标
  - Noise: ≤38uVrms
  - THD+N ≤ 0.03% at 1W, 1kHz
  - SNR ≥ 107dB (A-weighted)
  - DC offset ≤ ±5mV
- 音频输入信号格式
  - 3-wire I2S, LJ,RJ, TDM (无需 MCLK)
  - Fs 支持 32/44.1/48/88.2/96/176.4/192kHz 采样率
  - 支持独立回声消除通道 Sdout
- 音频 DSP 算法
  - 2x15 EQs +3-band DRC+AGL+3\*post Eqs
  - 支持动态低音增强算法
- 控制模式
  - 支持 I2C 软件配置模式
  - 支持硬件 IO 控制模式, 无需 I2C 寄存器控制
- 保护功能
  - 过流/过压(23V)/过温/欠压/直流保护
  - 过流保护门限 6.5A
  - 实时供电电压/芯片温度监测可读出
  - 支持系统级热管理保护
- 调音及系统集成
  - 一站式 GUI 调音软件 ASATP, 驱动级整体解决方案
  - 支持上位机一键生成配置文件

## 2. 应用

- 专业音响设备
- 智能音箱
- 条形音响
- 电视
- 笔记本电脑
- 会议系统

## 3. 说明

AU6815 是一款数字输入型, 双通道立体声, 高效的音频 Class D 功率放大器, 其最大输出功率可达 2x25W 或者 1x50W。

AU6815 采用创新的调制模式, 可以有效降低静态功耗, 提升续航时间。AU6815 内部集成有 32 位的高精度音频 DSP, 可提供包括 2x15 个均衡器, 3 段 DRC 以及 AGL 等调音算法。此外, 为了进一步增强小音量下的低音表现, AU6815 还支持动态低音增强算法 DPEQ。AU6815 内部 DSP 处理带宽最大支持 96kHz (192kHz 采样率)。

在音质表现方面, AU6815 的 THD+N 指标可以达到 0.03% 以下的水平, 此外极低的直流偏置电压使得 AU6815 在开机关机 pop 音方面具备极其出色的性能。

作为一款中大功率音频功率放大器, AU6815 在热管理方面支持四档过温报警和过温度关断保护, 此外该芯片温度可以通过寄存器连续输出, 方便系统做整体热管理。在喇叭保护方面, AU6815 还支持过流/过压/欠压/直流保护等。

AU6815 支持 TSSOP-28 封装, 无需散热片, 其额定温度范围为 -40°C 至 +85°C。有关订购信息, 请参见表 1。

Table 1 lists the order information.

Table 1. Order Information

| ORDER NUMBER    | PART NUMBER | CH (#) | PACKAGE  | MARK     | OUTPUT POWER (W) | DIGITAL INPUT | PVDD (TYP) (V) | OPERATING TEMP (°C) | PACKAGE OPTION |
|-----------------|-------------|--------|----------|----------|------------------|---------------|----------------|---------------------|----------------|
| AU6815ATSSOP28P | AU6815      | 2      | TSSOP-28 | TSSOP28P | 2 × 25W          | Yes           | 21V            | -40-85              | 3000           |

- Devices can be ordered via the following two ways:
1. Place orders directly on our website ([www.analogyssemi.com](http://www.analogyssemi.com)), or;
  2. Contact our sales team by mailing to [sales@analogyssemi.com](mailto:sales@analogyssemi.com).

## 4. PIN CONFIGURATION AND FUNCTIONS

Figure 1 illustrates the pin configuration of the AU6815 .




Figure 1. Pin Configuration

Table 2 lists the pin functions

Table 2. Pin Functions

| NAME      | POSITION | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                               |
|-----------|----------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DGND      | 1        | P                   | Digital ground                                                                                                                                                                                                                                            |
| DVDD      | 2        | P                   | 3.3V or 1.8V digital power supply                                                                                                                                                                                                                         |
| ADR/GPIO0 | 3        | DI/O                | Different I <sup>2</sup> C device address can be set by selecting different pull-up resistor to DVDD. Or it can be used as GPIO0 and can be configured as FAULT.                                                                                          |
| VR_DIG    | 4        | P                   | Internally regulated 1.8V digital supply voltage. This pin must not be used to drive external devices.                                                                                                                                                    |
| GPIO1/NC  | 5        | DI/O                | Optional for GPIO1 or NC or DGND.                                                                                                                                                                                                                         |
| LRCLK     | 6        | DI                  | Word select clock for the digital signal that is active on the serial port's input data line. In I <sup>2</sup> S, LJ, and RJ, this corresponds to the left channel and right channel boundary. In TDM mode, this corresponds to the frame sync boundary. |
| SCLK      | 7        | DI                  | Bit clock for the digital signal that is active on the input data line of the serial data port.                                                                                                                                                           |
| SDIN      | 8        | DI                  | Data line to the serial data port                                                                                                                                                                                                                         |
| GPIO2     | 9        | DO                  | Default as serial Audio data output Sdout or use as a common GPIO with multi functions.                                                                                                                                                                   |
| SDA       | 10       | DI/O                | I <sup>2</sup> C serial control data interface input/output                                                                                                                                                                                               |
| SCL       | 11       | DI                  | I <sup>2</sup> C serial control clock input                                                                                                                                                                                                               |
| PDN       | 12       | DI                  | Power-down, active-low. PDN places the amplifier in Shutdown, and turns off all internal regulators. Low—Power down device; High—Enable device.                                                                                                           |
| AVDD      | 13       | P                   | Internally regulated 5V analog supply voltage. This pin must not be used to drive external devices.                                                                                                                                                       |

| NAME     | POSITION       | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                                                        |
|----------|----------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------|
| AGND     | 14             | P                   | Analog ground                                                                                                                      |
| PVDD     | 15, 16, 27, 28 | P                   | PVDD voltage input                                                                                                                 |
| OUT_B+   | 17             | O                   | Positive pin for differential speaker amplifier output B+                                                                          |
| BST_B+   | 18             | P                   | Connection point for the OUT_B+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_B+ |
| PGND     | 19, 24         | P                   | Ground reference for power device circuitry. Connect this pin to system ground.                                                    |
| OUT_B-   | 20             | O                   | Negative pin for differential speaker amplifier output B                                                                           |
| BST_B-   | 21             | P                   | Connection point for the OUT_B- bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_B- |
| BST_A-   | 22             | P                   | Connection point for the OUT_A- bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_A- |
| OUT_A-   | 23             | O                   | Negative pin for differential speaker amplifier output A-                                                                          |
| BST_A+   | 25             | P                   | Connection point for the OUT_A+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for OUT_A+ |
| OUT_A+   | 26             | O                   | Positive pin for differential speaker amplifier output A+                                                                          |
| PowerPAD |                | P                   | Connect to the system ground                                                                                                       |

Note: AI = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, DI/O = Digital Bi-directional (input and output), P = Power, G = Ground (0V)

## 5. SPECIFICATIONS

### 5.1 ABSOLUTE MAXIMUM RATINGS

Table 3 lists the absolute maximum ratings of the AU6815 . Free-air room temperature 25°C, unless otherwise noted.

Table 3. Absolute Maximum Ratings

| PARAMETER   | DESCRIPTION                                                           | MIN  | MAX                     | UNITS |
|-------------|-----------------------------------------------------------------------|------|-------------------------|-------|
| Voltage     | Low-voltage digital supply, DVDD                                      | -0.3 | 3.9                     | V     |
|             | PVDD supply, PVDD                                                     | -0.3 | 32                      |       |
|             | DVDD referenced digital inputs <sup>(2)</sup> , V <sub>I(Digin)</sub> | -0.3 | V <sub>DVDD</sub> + 0.5 |       |
|             | Voltage at speaker output pins, V <sub>I(SPK_OUTxx)</sub>             | -0.3 | 32                      |       |
| Temperature | Ambient operating, T <sub>A</sub>                                     | -25  | 85                      | °C    |
|             | Storage, T <sub>stg</sub>                                             | -40  | 125                     |       |

Note 1: Stresses beyond those listed under Table 3 may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Table 5. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Note 2: DVDD referenced digital pins include: ADR/FAULT, LRCLK, SCLK, SCL, SDA, SDIN, and  $\overline{\text{PDN}}$ .

### 5.2 ESD RATINGS

Table 4 lists the ESD ratings of the AU6815 .

Table 4. ESD Ratings

| PARAMETER               | SYMBOL             | DESCRIPTION                                                                    | VALUE | UNITS |
|-------------------------|--------------------|--------------------------------------------------------------------------------|-------|-------|
| Electrostatic Discharge | V <sub>(ESD)</sub> | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 | V     |
|                         |                    | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  |       |

Note 1: The JEDEC document JEP155 indicates that 500V HBM allows safe manufacturing with a standard ESD control process.

Note 2: The JEDEC document JEP157 indicates that 250V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 RECOMMENDED OPERATING CONDITIONS

Table 5 lists the recommended operating conditions for the AU6815. Over operating free-air temperature range, unless otherwise noted.

Table 5. Recommended Operating Conditions

| PARAMETER                                                         | SYMBOL        | CONDITIONS                    | MIN                                       | NOM | MAX  | UNITS |
|-------------------------------------------------------------------|---------------|-------------------------------|-------------------------------------------|-----|------|-------|
| Power Supply Inputs                                               | $V_{(POWER)}$ | DVDD                          | 1.65                                      |     | 3.63 | V     |
|                                                                   |               | PVDD                          | 4.5                                       |     | 21   |       |
| Minimum Speaker Load                                              | $R_{SPK}$     | BTL Mode (4.5V ≤ PVDD ≤ 21V)  | $V_{OUT_{PEAK}} / OCE_{THRES}$            | 3.2 |      | Ω     |
| Minimum Speaker Load                                              | $R_{SPK}$     | PBTL Mode (4.5V ≤ PVDD ≤ 21V) | $V_{OUT_{PEAK}} / (2 \times OCE_{THRES})$ | 1.6 |      | Ω     |
| Minimum Inductor Value in LC Filter under Short-Circuit Condition | $L_{OUT}$     |                               | 1                                         | 4.7 |      | μH    |

Note: The minimal speaker load is limited by OCE threshold. If output peak current < 5.5A, AU6815 also supports lower speaker load with high PVDD. For BTL, the OCE threshold is 5.5A (typical); For PBTL, the OCE threshold is 11A (typical). The minimal speaker load depends on the output peak voltage.

## 5.4 THERMAL INFORMATION

Table 6 lists the thermal information for the AU6815 .

Table 6. Thermal Information

| PARAMETER                                    | SYMBOL                | TSSOP-28 | UNITS |
|----------------------------------------------|-----------------------|----------|-------|
| Junction-to-Ambient Thermal Resistance       | $R_{\theta JA}$       | 30       | °C/W  |
| Junction-to-Case (Top) Thermal Resistance    | $R_{\theta JC (top)}$ | 13       | °C/W  |
| Junction-to-Board Thermal Resistance         | $R_{\theta JB}$       | 2        | °C/W  |
| Junction-to-Top Characterization Parameter   | $\Psi_{JT}$           | 0.3      | °C/W  |
| Junction-to-Board Characterization Parameter | $\Psi_{JB}$           | 11       | °C/W  |
| Junction-to-Case (Bottom) Thermal Resistance | $R_{\theta JC (bot)}$ | —        | °C/W  |

## 5.5 ELECTRICAL CHARACTERISTICS

Table 7 lists the electrical characteristics of the AU6815. Free-air room temperature 25°C, unless otherwise noted.

Table 7. Electrical Characteristics

| PARAMETER                                                             | SYMBOL          | CONDITIONS                                                                                                              | MIN | TYP  | MAX    | UNIT       |
|-----------------------------------------------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------------------|-----|------|--------|------------|
| <b>DIGITAL I/O</b>                                                    |                 |                                                                                                                         |     |      |        |            |
| Input Logic High Current Level for DVDD Referenced Digital Input Pins | IIH             | $V_{IL(Digin)} = V_{DVDD}$                                                                                              |     |      | 5      | μA         |
| Input Logic Low Current Level for DVDD Referenced Digital Input Pins  | IIL             | $V_{IL(Digin)} = 0V$                                                                                                    |     |      | -5     | μA         |
| Input Logic High Threshold for DVDD Referenced Digital Inputs         | $V_{IH(Digin)}$ |                                                                                                                         | 70% |      |        | $V_{DVDD}$ |
| Input Logic Low Threshold for DVDD Referenced Digital Inputs          | $V_{IL(Digin)}$ |                                                                                                                         |     |      | 30%    | $V_{DVDD}$ |
| Output Logic High Voltage Level                                       | $V_{OH(Digin)}$ | $I_{OH} = 2mA$                                                                                                          | 80% |      |        | $V_{DVDD}$ |
| Output Logic Low Voltage Level                                        | $V_{OL(Digin)}$ | $I_{OH} = -2mA$                                                                                                         |     |      | 20%    | $V_{DVDD}$ |
| <b>I<sup>2</sup>C CONTROL PORT</b>                                    |                 |                                                                                                                         |     |      |        |            |
| Allowable Load Capacitance for Each I <sup>2</sup> C Line             | $C_{L(I2C)}$    |                                                                                                                         |     |      | 400    | pF         |
| Support SCL Frequency                                                 | $f_{SCL(fast)}$ | No wait states, fast mode                                                                                               |     |      | 400    | kHz        |
| Support SCL Frequency                                                 | $f_{SCL(slow)}$ | No wait states, slow mode                                                                                               |     |      | 100    | kHz        |
| <b>SERIAL AUDIO PORT</b>                                              |                 |                                                                                                                         |     |      |        |            |
| Required LRCLK/FS to SCLK Rising Edge Delay                           | $t_{DLY}$       |                                                                                                                         | 5   |      |        | ns         |
| Allowable SCLK Duty Cycle                                             | $D_{SCLK}$      |                                                                                                                         | 40% |      | 60%    |            |
| Supported Input Sample Rates                                          | $f_s$           |                                                                                                                         | 32  |      | 192    | kHz        |
| Supported SCLK Frequencies                                            | $f_{SCLK}$      |                                                                                                                         | 32  |      | 64     | $f_s$      |
| SCLK Frequency                                                        | $f_{SCLK}$      |                                                                                                                         |     |      | 24.576 | MHz        |
| <b>SPEAKER AMPLIFIER (ALL OUTPUT CONFIGURATIONS)</b>                  |                 |                                                                                                                         |     |      |        |            |
| Quiescent Supply Current on PVDD                                      | $I_{cc}$        | $\overline{PDN} = 2V$ , $PVDD = 12V$ , LC filter = $10\mu H + 0.68\mu F$ , $F_{sw} = 768kHz$ , BD modulation, Play mode |     | 29   |        | mA         |
| Quiescent Supply Current on PVDD                                      | $I_{cc}$        | $\overline{PDN} = 2V$ , $PVDD = 12V$ , LC filter = $10\mu H + 0.68\mu F$ , $F_{sw} = 768kHz$ , 1SPW, Play mode          |     | 18   |        | mA         |
| Quiescent Supply Current on PVDD                                      | $I_{cc}$        | $\overline{PDN} = 2V$ , $PVDD = 12V$ , Output Hi-Z Mode                                                                 |     | 7    |        | mA         |
| Quiescent Supply Current on PVDD                                      | $I_{cc}$        | $\overline{PDN} = 2V$ , $PVDD = 12V$ , Sleep mode                                                                       |     | 2    |        | mA         |
| Quiescent Supply Current on PVDD                                      | $I_{cc}$        | $\overline{PDN} = 2V$ , $PVDD = 12V$ , Deep Sleep mode                                                                  |     | 4    |        | μA         |
| Quiescent Supply Current on DVDD                                      | $I_{cc}$        | $\overline{PDN}=2V$ , $DVDD=3.3V$ , Play mode and Hiz mode                                                              |     | 16.5 |        | mA         |
| Quiescent Supply Current on DVDD                                      | $I_{cc}$        | $\overline{PDN}=2V$ , $DVDD=3.3V$ , Sleep mode and deep sleep mode                                                      |     | 800  |        | μA         |
| Quiescent Supply Current on DVDD                                      | $I_{cc}$        | $\overline{PDN}=0V$ , $DVDD=3.3V$ , shut down mode                                                                      |     | 1.4  |        | μA         |

| PARAMETER                                                      | SYMBOL                  | CONDITIONS                                                                                                | MIN  | TYP | MAX  | UNIT |
|----------------------------------------------------------------|-------------------------|-----------------------------------------------------------------------------------------------------------|------|-----|------|------|
| Turn-Off Time                                                  | $t_{off}$               | Excluding volume ramp                                                                                     |      |     | 10   | ms   |
| Programmable Gain                                              | $A_{V(SP\_AMP)}$        | Value represents the "peak voltage" disregarding clipping due to lower PVDD. Measured at 0dB input (1FS). | 4.87 |     | 29.5 | V    |
| Amplifier Gain Error                                           | $\Delta A_{V(SP\_AMP)}$ | Gain = 26Vp/FS                                                                                            |      | 0.5 |      | dB   |
| Switching Frequency of the Speaker Amplifier                   | $f_{SP\_AMP}$           |                                                                                                           |      | 260 |      | kHz  |
|                                                                |                         |                                                                                                           |      | 768 |      | kHz  |
| Drain-to-Source on Resistance of the Individual Output MOSFETs | $R_{DS(on)}$            | FET + Metallization                                                                                       |      | 110 |      | mΩ   |
| Over-Current Error Threshold                                   | $OCE_{THRES}$           | OUTxx overcurrent error threshold                                                                         |      | 5.5 |      | A    |
| PVDD Over Voltage Error Threshold                              | $OVE_{THRES(PVDD)}$     |                                                                                                           |      | 23  |      | V    |
| PVDD Under Voltage Error Threshold                             | $UVE_{THRES(PVDD)}$     |                                                                                                           |      | 4.2 |      | V    |
| Over Temperature Error Threshold                               | $OTE_{THRES}$           |                                                                                                           |      | 160 |      | °C   |
| Over Temperature Error Hysteresis                              | $OTE_{Hysteresis}$      |                                                                                                           |      | 10  |      | °C   |
| Over Temperature Warning Level 1                               | $OTW_{THRES1}$          | Read by register 0x73 bit 3                                                                               |      | 146 |      | °C   |
| Over Temperature Warning Level 2                               | $OTW_{THRES2}$          | Read by register 0x73 bit 2                                                                               |      | 135 |      | °C   |
| Over Temperature Warning Level 3                               | $OTW_{THRES3}$          | Read by register 0x73 bit 1                                                                               |      | 125 |      | °C   |
| Over Temperature Warning Level 4                               | $OTW_{THRES4}$          | Read by register 0x73 bit 0                                                                               |      | 113 |      | °C   |

## SPEAKER AMPLIFIER (STEREO BTL)

|                                                                                       |                      |                                                                                                                         |    |       |   |               |
|---------------------------------------------------------------------------------------|----------------------|-------------------------------------------------------------------------------------------------------------------------|----|-------|---|---------------|
| Amplifier Offset Voltage                                                              | $ V_{OS} $           | Measured differentially with zero input data, programmable gain configured with 29.5Vp gain, $V_{PVDD} = 12V$ , BD mode | -5 |       | 5 | mV            |
| Continuous Output Power (per Channel)                                                 | $P_{O(SP)}$          | $V_{PVDD} = 12V$ , $R_{SPK} = 4\Omega$ , $f = 1kHz$ , THD + N = 1%                                                      |    | 13.8  |   | W             |
|                                                                                       |                      | $V_{PVDD} = 12V$ , $R_{SPK} = 4\Omega$ , $f = 1kHz$ , THD + N = 10%                                                     |    | 17    |   | W             |
|                                                                                       |                      | $V_{PVDD} = 18V$ , $R_{SPK} = 6\Omega$ , $f = 1kHz$ , THD + N = 1%                                                      |    | 23.4  |   | W             |
|                                                                                       |                      | $V_{PVDD} = 18V$ , $R_{SPK} = 6\Omega$ , $f = 1kHz$ , THD + N = 10%                                                     |    | 28    |   | W             |
|                                                                                       |                      | $V_{PVDD} = 21V$ , $R_{SPK} = 6\Omega$ , $f = 1kHz$ , THD + N = 1%                                                      |    | 25    |   | W             |
|                                                                                       |                      | $V_{PVDD} = 21V$ , $R_{SPK} = 6\Omega$ , $f = 1kHz$ , THD + N = 10%                                                     |    | 32    |   | W             |
| Total Harmonic Distortion and Noise ( $P_O = 1W$ , $f = 1kHz$ , $R_{SPK} = 6\Omega$ ) | THD+N <sub>SPK</sub> | $V_{PVDD} = 12V$ , $F_{sw} = 768kHz$ , SPK_GAIN = 13.9Vp/FS, LC-filter, BD mode                                         |    | 0.02  |   | %             |
|                                                                                       |                      | $V_{PVDD} = 18V$ , $F_{sw} = 768kHz$ , SPK_GAIN = 20.8Vp/FS, LC-filter, BD mode                                         |    | 0.02% |   | %             |
| Idle Channel Noise (A-Weighted)                                                       | $I_{CN(SP)}$         | $V_{PVDD} = 12V$ , $F_{sw} = 768kHz$ , LC-filter, Load = 6Ω                                                             |    | 34    |   | $\mu V_{RMS}$ |
|                                                                                       |                      | $V_{PVDD} = 18V$ , $F_{sw} = 768kHz$ , LC-filter, Load = 6Ω                                                             |    | 38    |   |               |
| Dynamic Range                                                                         | DR                   | A-Weighted, -60dBFS method. PVDD = 24V, SPK_GAIN = 29.5Vp/FS                                                            |    | 114   |   | dB            |

| PARAMETER                                                               | SYMBOL                | CONDITIONS                                                                               | MIN | TYP | MAX | UNIT<br>S |
|-------------------------------------------------------------------------|-----------------------|------------------------------------------------------------------------------------------|-----|-----|-----|-----------|
| Signal-to-Noise Ratio                                                   | SNR                   | A-Weighted, referenced to 1% THD + N output level, PVDD = 12V                            |     | 108 |     | dB        |
| Power Supply Rejection Ratio                                            | K <sub>SVR</sub>      | Injected noise = 1kHz, 1V <sub>RMS</sub> , PVDD = 12V, input audio signal = digital zero |     | 109 |     | dB        |
| Crosstalk (Worst Case between Left-to-Right and Right-to-Left Coupling) | X-talk <sub>SPK</sub> | f = 1kHz                                                                                 |     | 92  |     | dB        |

**AMPLIFIER (MONO PBTL)**

|                                                                     |                      |                                                                                                       |  |       |  |    |
|---------------------------------------------------------------------|----------------------|-------------------------------------------------------------------------------------------------------|--|-------|--|----|
| Total Harmonic Distortion and Noise (P <sub>O</sub> = 1W, f = 1kHz) | THD+N <sub>SPK</sub> | V <sub>PVDD</sub> = 12V, SPK_GAIN = 16.5Vp/FS, 10μH + 0.68μF filter, R <sub>SPK</sub> = 4Ω, BD mode   |  | 0.03% |  |    |
|                                                                     |                      | V <sub>PVDD</sub> = 24V, SPK_GAIN = 29.5Vp/FS, 10μH + 0.68μF filter, R <sub>SPK</sub> = 4Ω, 1SPW mode |  | 0.04% |  |    |
| Signal-to-Noise Ratio                                               | SNR                  | A-weighted, referenced to 1% THD + N output level, PVDD = 12V                                         |  | 114   |  | dB |
| Power Supply Rejection Ratio                                        | K <sub>SVR</sub>     | Injected noise = 1kHz, 1V <sub>RMS</sub> , PVDD = 19V, input audio signal = digital zero              |  | 75    |  | dB |

## 5.6 TIMING REQUIREMENTS

Table 8 lists the timing.

Table 8. Timing

| PARAMETER                                                                             | SYMBOL              | MIN           | NOM | MAX  | UNITS |
|---------------------------------------------------------------------------------------|---------------------|---------------|-----|------|-------|
| <b>SERIAL AUDIO PORT TIMING</b>                                                       |                     |               |     |      |       |
| SCLK Frequency                                                                        | $f_{\text{SCLK}}$   | 1.024         |     |      | MHz   |
| SCLK Period                                                                           | $t_{\text{SCLK}}$   | 40            |     |      | ns    |
| SCLK Pulse Width, Low                                                                 | $t_{\text{SCLKL}}$  | 16            |     |      | ns    |
| SCLK Pulse Width, High                                                                | $t_{\text{SCLKH}}$  | 16            |     |      | ns    |
| SCLK Rising to LRCK/FS Edge                                                           | $t_{\text{SL}}$     | 8             |     |      | ns    |
| LRCK/FS Edge to SCLK Rising Edge                                                      | $t_{\text{LS}}$     | 8             |     |      | ns    |
| Data Setup Time, Before SCLK Rising Edge                                              | $t_{\text{SU}}$     | 8             |     |      | ns    |
| Data Hold Time, After SCLK Rising Edge                                                | $t_{\text{DH}}$     | 8             |     |      | ns    |
| Data Delay Time from SCLK Falling Edge                                                | $t_{\text{DFS}}$    |               |     | 18   | ns    |
| <b>I<sup>2</sup>C BUS TIMING – STANDARD</b>                                           |                     |               |     |      |       |
| SCL Clock Frequency                                                                   | $f_{\text{SCL}}$    |               |     | 100  | kHz   |
| Bus Free Time Between A STOP and START Condition                                      | $t_{\text{BUF}}$    | 4.7           |     |      | μs    |
| Low Period of the SCL Clock                                                           | $t_{\text{LOW}}$    | 4.7           |     |      | μs    |
| High Period of the SCL Clock                                                          | $t_{\text{HI}}$     | 4             |     |      | μs    |
| Setup Time for (Repeated) START Condition                                             | $t_{\text{RS-SU}}$  | 4.7           |     |      | μs    |
| Hold Time for (Repeated) START Condition                                              | $t_{\text{S-HD}}$   | 4             |     |      | μs    |
| Data Setup Time                                                                       | $t_{\text{D-SU}}$   | 250           |     |      | ns    |
| Data Hold Time                                                                        | $t_{\text{D-HD}}$   | 0             |     | 3450 | ns    |
| Rise Time of SCL Signal                                                               | $t_{\text{SCL-R}}$  | $20 + 0.1C_B$ |     | 1000 | ns    |
| Rise Time of SCL Signal After A Repeated START Condition and After An Acknowledge Bit | $t_{\text{SCL-R1}}$ | $20 + 0.1C_B$ |     | 1000 | ns    |
| Fall Time of SCL Signal                                                               | $t_{\text{SCL-F}}$  | $20 + 0.1C_B$ |     | 1000 | ns    |
| Rise Time of SDA Signal                                                               | $t_{\text{SDA-R}}$  | $20 + 0.1C_B$ |     | 1000 | ns    |
| Fall Time of SDA Signal                                                               | $t_{\text{SDA-F}}$  | $20 + 0.1C_B$ |     | 1000 | ns    |
| Setup Time for STOP Condition                                                         | $t_{\text{P-SU}}$   | 4             |     |      | μs    |
| Capacitive Load for Each Bus Line                                                     | $C_B$               |               |     | 400  | pF    |
| <b>I<sup>2</sup>C BUS TIMING – FAST</b>                                               |                     |               |     |      |       |
| SCL Clock Frequency                                                                   | $f_{\text{SCL}}$    |               |     | 400  | kHz   |
| Bus Free Time Between A STOP and START Condition                                      | $t_{\text{BUF}}$    | 1.3           |     |      | μs    |
| Low Period of the SCL Clock                                                           | $t_{\text{LOW}}$    | 1.3           |     |      | μs    |
| High Period of the SCL Clock                                                          | $t_{\text{HI}}$     | 600           |     |      | ns    |
| Setup Time for (Repeated) START Condition                                             | $t_{\text{RS-SU}}$  | 600           |     |      | ns    |
| Hold Time for (Repeated) START Condition                                              | $t_{\text{RS-HD}}$  | 600           |     |      | ns    |
| Data Setup Time                                                                       | $t_{\text{D-SU}}$   | 100           |     |      | ns    |
| Data Hold Time                                                                        | $t_{\text{D-HD}}$   | 0             |     | 900  | ns    |
| Rise Time of SCL Signal                                                               | $t_{\text{SCL-R}}$  | $20 + 0.1C_B$ |     | 300  | ns    |
| Rise Time of SCL Signal After A Repeated START Condition and After An Acknowledge Bit | $t_{\text{SCL-R1}}$ | $20 + 0.1C_B$ |     | 300  | ns    |
| Fall Time of SCL Signal                                                               | $t_{\text{SCL-F}}$  | $20 + 0.1C_B$ |     | 300  | ns    |
| Rise Time of SDA Signal                                                               | $t_{\text{SDA-R}}$  | $20 + 0.1C_B$ |     | 300  | ns    |
| Fall Time of SDA Signal                                                               | $t_{\text{SDA-F}}$  | $20 + 0.1C_B$ |     | 300  | ns    |
| Setup Time for STOP Condition                                                         | $t_{\text{P-SU}}$   | 600           |     |      | ns    |
| Pulse Width of Spike Suppressed                                                       | $t_{\text{SP}}$     |               |     | 50   | ns    |
| Capacitive Load for Each Bus Line                                                     | $C_B$               |               |     | 400  | pF    |

## 6. TYPICAL CHARACTERISTICS

Free-air room temperature 25°C (unless otherwise noted). Measurements were made using AU6815 EVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20kHz brickwall filter. All measurements were taken with audio frequency set to 1kHz unless otherwise noted.




Figure 7. THD+N vs. Frequency (BTL)




Figure 8. THD+N vs. Frequency (BTL)




Figure 9. Output Power vs. Supply Voltage (BTL)




Figure 10. Output Power vs. Supply Voltage (BTL)




Figure 11. Output Power vs. Supply Voltage (BTL)




Figure 12. THD+N vs. Output Power (BTL)




Figure 7. THD+N vs. Output Power (BTL)




Figure 8. THD+N vs. Output Power (BTL)




Figure 9. THD+N vs. Output Power (BTL)




Figure 10. Crosstalk (BTL)




Figure 11. THD+N vs. Frequency (PBTL)




Figure 12. Output Power vs. Supply Voltage (PBTL)

## 7. PARAMETER MEASUREMENT INFORMATION




Figure 2. Serial Audio Port Timing in Slave Mode




Figure 3. I²C Communication Port Timing Diagram

## 8. 详细描述

### 8.1 概述

AU6815 主要由 5 个部分组成，包括：

- 一个立体声 DAC
- 32bit 高精度音频 DSP
- 闭环架构的 Class D
- I2C 控制接口
- 保护逻辑和内部 ADC 电压温度采样模块

PVDD 供电电压范围为 4.5V 到 21V, DVDD 支持 3.3V 或者 1.8V 逻辑。此外 AU6815 提供两个 GPIO, 可以配置成回声消除或者其他 GPIO 功能，例如 fault。此外 AU6815 支持 32k-192k 输入采样率。

### 8.2 功能模块框图




Figure 4. Functional Block Diagram

### 8.3 特性说明

#### 8.3.1 串行音频接口及频率

AU6815 支持的音频输入数据格式和频率配置如下表所示：

Table 9. Audio Data Formats, Bit Depths, and Clock Rates

| FORMAT                 | DATA BITS      | MAXIMUM LRCLK/FS FREQUENCY (kHz) | SCLK RATE (f <sub>s</sub> ) |
|------------------------|----------------|----------------------------------|-----------------------------|
| I <sup>2</sup> S/LJ/RJ | 32, 24, 20, 16 | 32 to 192                        | 64, 32                      |
| TDM                    | 32, 24, 20, 16 | 32                               | 128                         |
|                        |                | 44.1, 48                         | 128, 256, 512               |
|                        |                | 96                               | 128, 256                    |
|                        |                | 192                              | 128                         |

#### 8.3.2 时钟停止及恢复

AU6815 支持时钟频率停止后自动进入 Hiz 或者其他低功耗模式，时钟恢复后可以自动恢复。

#### 8.3.3 在线改变采样率

AU6815 支持在线编辑 EQ 等参数，此外还支持自动切换采样率功能。通常情况为了避免 pop 音，建议进入 Hiz 或者 sleep 等状态后再进行采样率切换。

#### 8.3.4 串行音频接口-数据格式和有效位

AU6815 支持如下 I2S 格式：






Figure 5. Left-Justified Audio Data Format



I²S Data Format; L-channel = LOW, R-channel = HIGH

I²S Data Format; L-channel = LOW, R-channel = HIGH


Figure 6. I²S Audio Data Format



Right-Justified Data Format; L-channel = HIGH, R-channel = LOW

Right-Justified Data Format; L-channel = HIGH, R-channel = LOW


Figure 7. Right-Justified Audio Data Format



TDM Data Format with OFFSET = 0

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

Figure 8. TDM 1 Audio Data Format



TDM Data Format with OFFSET = 1

In TDM Modes, Duty Cycle of LRCK/FS should be 1x SCLK at minimum. Rising edge is considered frame start.

Figure 9. TDM 2 Audio Data Format

### 8.3.5 数字音频处理

AU6815 DSP 支持多种音频处理的算法结构，配置上包括立体声 2.0， 高低音 1.1 或者 2.1 或者 2.2 模式。

1. 简单模式: SRC + 2\*15\*EQ + 1-band DRC + AGL
2. 标准模式: SRC + 2\*15 EQs + 3-band DRC + AGL + 3 post-EQ
3. 高阶模式: SRC + 2\*15 EQs + DPEQ + 3-band DRC + AGL + 3 Post-EQ

类比半导体提供一站式调音平台，该平台可以直接产生配置脚本。

### 8.3.6 功放增益选择

如下图，基本结果如下图所示：




Figure 10. Speaker Amplifier Gain

配置增益主要通过模拟的增益，即寄存器 0x54, Book 0, page0。其对应的输出 peak 值如下表所示。此外 DSP 部分也可以配置增益，但是该增益收到 AGL DRC 的门限限制。

Table 10. Analog Gain Setting

| AGAIN(4: 0) | GAIN (dBFS) | AMPLIFIER PEAKOUTPUT VOLTAGE (V) |
|-------------|-------------|----------------------------------|
| 00000       | 0           | 29.5                             |
| 00001       | -0.5        | 27.85                            |
| .....       | .....       | .....                            |
| 11111       | -15.5       | 4.95                             |

## 8.4 DEVICE FUNCTIONAL MODES

### 8.4.1 SOFTWARE CONTROL

The AU6815 通过 I2C 通信接口进行配置，最高支持 400kHz I2C。详情请参考对应的章节：I2C COMMUNICATION PORT

- BTL mode
- PBTL mode

#### 8.4.1.1 BTL MODE

在 BTL 模式下，输出两路独立，分别为左声道输出和右声道输出。在信号链上看，这两路从输入，DSP 算法处理，输出都支持独立配置。AU6815 并且可以支持单独关闭一个通道，但是另外一个通道可以正常工作。

#### 8.4.1.2 PBTL MODE

AU6815 还可以支持 PBTL 模式，PBTL 顾名思义，就是两个 BTL 模式进行并联。在该模式下，输出功率，输出最大电流都可以翻倍，电路图上支持电感前并联或者电感后的并联，这个取决于设计峰值电流和电感饱和电流以及成本之间的平衡。通常在驱动大功率低音炮时，经常会选择 PBTL 模式。在该模式下，信号链上通常默认选择左声道为 PBTL 输出。

### 8.4.2 芯片状态控制

AU6815 主要有 5 种模式：

- Shutdown mode:  $\overline{\text{PDN}}$  拉低后内部 LDO 都会关闭，此时功耗最低。
- Deep Sleep mode: 深度睡眠模式下，I2C 通讯可以正常，数字核的供电也正常，模拟部分 LDO 关闭，DSP 处于活动状态。
- Sleep mode. 该模式下，I2C 模块，数字核，DSP 和 deep sleep 模式一样正常工作，此外模拟部分 5V Analog LDO 会正常工作。
- Output Hi-Z mode: 除了输出 power stage 外，都处于 active 状态。
- Play mode. When register 0x03h-D(1:0) = 11, device stays in Play mode.

### 8.4.3 芯片调制模式

#### 8.4.3.1 BD 工作模式：

AU6815 支持 BD 模式，单边工作模式。




Figure 11. BD Mode Modulation

### 8.4.3.2 1SPW MODULATION

单边工作模式 1SPW:




Figure 12. 1SPW Mode Modulation

## 8.5 编程和控制

### 8.5.1 I<sup>2</sup>C SERIAL COMMUNICATION BUS

AU6815 支持标准或者 fast I2C，标称寻址方式分为 book，page 和 register 的架构。

## 8.6 从机地址

从机地址通过 ADR 管脚进行配置，具体包括：

Table 11. I<sup>2</sup>C Slave Address Configuration

| ADR PIN CONFIGURATION | MSB |   |   |   |   | USER-DEFINED |   | LSB               |
|-----------------------|-----|---|---|---|---|--------------|---|-------------------|
| 4.7kΩ to DVDD         | 0   | 1 | 0 | 1 | 1 | 0            | 0 | R/ $\overline{W}$ |
| 15kΩ to DVDD          | 0   | 1 | 0 | 1 | 1 | 0            | 1 | R/ $\overline{W}$ |
| 47kΩ to DVDD          | 0   | 1 | 0 | 1 | 1 | 1            | 0 | R/ $\overline{W}$ |
| 120kΩ to DVDD         | 0   | 1 | 0 | 1 | 1 | 1            | 1 | R/ $\overline{W}$ |

#### 8.6.1.1 随机写入

随机写入格式如下：




Figure 13. Random Write Transfer

#### 8.6.1.2 顺序写入

顺序写入格式如下：




Figure 14. Sequential Write Transfer

#### 8.6.1.3 随机读取

随机读取如下：




Figure 15. Random Read Transfer

#### 8.6.1.4 顺序读取

顺序读取时序如下：




Figure 16. Sequential Read Transfer

#### 8.6.1.5 内存空间结构及参数更新

AU6815 book 操作通过 0x7f 进入相应的 book, 0x00 进入相应的 page, 每次切换 book, 需要先进入 page0。每次新进入一个 book, 默认就处于 page0。

## 8.6.2 软件控制

### 8.6.2.1 上电时序

1. 配置 ADR/ $\overline{\text{FAULT}}$  设置 I<sup>2</sup>C 地址。
2. 建议先 DVDD 再上 PVDD, 时间提前量 1ms 即可;
3. 拉高 PDN
4. I<sup>2</sup>C 进入 play 之前的所有配置, 并且中间无需等待时间, 且不需要 I2S 时钟存在。
5. 进入 play 之前提供 I2S。然后进入 play 模式即可




Figure 17. Start-up and Power-down Sequence

### 8.6.2.2 下电时序

1. 芯片正常工作。
2. 配置寄存器使得芯片进入 HiZ 或以下的状态, 然后拉低 PDN。
3. 等待 10ms
4. 拉低 PVDD, 然后拉低 DVDD;
5. 芯片处于下电状态




Figure 18. Power-Down Sequence

在 PVDD 和 DVDD 掉电之前, 建议提前至少 6ms 软件关闭输出, 比如进入 HiZ 模式, 然后拉低 PDN, 这样可以有效的避免掉电 pop 音。

### 8.6.2.3 保护和监测

#### 8.6.2.3.1 OVERCURRENT SHUTDOWN (OCSO)

Under severe short-circuit event, such as a short to PVDD or ground, the device uses a peak-current detector, and the affected channel shuts down in < 100ns if the peak current is big enough. The shutdown speed depends on a number of factors, such as the impedance of the short circuit, supply voltage, and switching frequency. The user may restart the affected channel via I<sup>2</sup>C. An OCSO event activates the fault pin, and the I<sup>2</sup>C fault register saves a record. If the supply or ground short is strong enough to exceed the peak current threshold but not severe enough to trigger the OSCD, the peak current limiter prevents excess current from damaging the output FETs, and operation returns to normal after the short is removed.

#### 8.6.2.3.2 SPEAKER DC PROTECTION

If the device measures a > 1.9V (Typical) DC offset and continues more than 600ms (typical) on the output stage, the ADR/FAULT line will be pulled low and set the OUTxx outputs to Hi-Z state to protect speaker, signifying a fault in register 0x70 in Book0/Page0. This fault report bit in register 0x70 keeps 1 and device keeps in Hi-Z mode unless it is cleared by register 0x78 in Book0/Page0 manually.

#### 8.6.2.3.3 DEVICE OVER TEMPERATURE PROTECTION

Once the die temperature exceeds 160°C (Typical), device will set the output driver from Play mode to Hi-Z mode. Over temperature shutdown fault is reported by register 0x72 in Book0/Page0. Set this faults behavior to Auto-Recovery mode, device will come back to Play mode automatically once the die temperature drops down to 150°C or device needs re-enter into Play mode by clearing fault with register 0x78 in Book0/Page0.

#### 8.6.2.3.4 DEVICE OVER VOLTAGE/UNDER VOLTAGE PROTECTION

##### 8.6.2.3.4.1 OVER VOLTAGE PROTECTION

Once the PVDD voltage exceeds the  $OVE_{THRES}(PVDD)$  (28.1V Typical), device will set the output driver from Play mode to Hi-Z mode, and over voltage fault is reported by register 0x71 in Book0/Page0. Once PVDD drops below 27.5V (Typical), device will come back to Play mode. But this bit still keeps 1 unless cleared by register 0x78 in Book0/Page0 manually.

##### 8.6.2.3.4.2 UNDER VOLTAGE PROTECTION

Once the PVDD voltage drops below the  $UVE_{THRES}(PVDD)$  (4V Typical), device will set the output driver from Play mode to Hi-Z mode, and under voltage fault is reported by register 0x71 in Book0/Page0. Once PVDD rises above 4.25V (Typical), device will come back to Play mode. But this bit still keeps 1 unless cleared by register 0x0D in Book0/Page0 manually.

##### 8.6.2.3.5 CLOCK FAULT

如果发生 Clock Halt, SCLK/LRCLK Ratio Error, PLL unlock, FS error, register 0x37 和 register 0x39 会实时监测, 此时芯片可以通过寄存器配置进入 hiz 或者 sleep 模式, 从而实现低功耗。Clock fault 可以在寄存器 0x71 中读取。

## 9. REGISTER MAP

### 9.1.1 CONTROL PORT REGISTERS

Table 12 lists the memory-mapped registers for the CONTROL PORT. All register offset addresses not listed in Table 12 should be considered as reserved locations and the register contents should not be modified.

Table 12. CONTROL PORT Registers

| OFFSET | ACRONYM           | REGISTER NAME |
|--------|-------------------|---------------|
| 1h     | RESET_CTRL        | Register 1    |
| 2h     | DEVICE_CTRL_1     | Register 2    |
| 3h     | DEVICE_CTRL_2     | Register 3    |
| Dh     | RESET_CTRL_2      | Register 13   |
| Fh     | I2C_PAGE_AUTO_INC | Register 15   |
| 28h    | SIG_CH_CTRL       | Register 40   |
| 29h    | CLOCK_DET_CTRL    | Register 41   |
| 30h    | SDOUT_SEL         | Register 48   |
| 31h    | I2S_CTRL          | Register 49   |
| 33h    | SAP_CTRL1         | Register 51   |
| 34h    | SAP_CTRL2         | Register 52   |
| 35h    | SAP_CTRL3         | Register 53   |
| 37h    | FS_MON            | Register 55   |
| 38h    | BCK_MON           | Register 56   |
| 39h    | CLKDET_STATUS     | Register 57   |
| 4Ch    | DIG_VOL_CTRL      | Register 76   |
| 4Eh    | DIG_VOL_CTRL2     | Register 78   |
| 4Fh    | DIG_VOL_CTRL3     | Register 79   |
| 53h    | ANA_CTRL          | Register 83   |
| 54h    | AGAIN             | Register 84   |
| 5Ch    | BQ_WR_CTRL1       | Register 92   |
| 62h    | GPIO0             | Register 98   |
| 63h    | GPIO1             | Register 99   |
| 64h    | GPIO2             | Register 100  |
| 67h    | Die ID            | Register 105  |
| 6Ah    | PHASE_CTRL        | Register 108  |
| 6Bh    | SS_CTRL0          | Register 107  |
| 6Ch    | SS_CTRL1          | Register 108  |
| 6Dh    | SS_CTRL2          | Register 109  |
| 6Eh    | SS_CTRL3          | Register 110  |
| 6Fh    | SS_CTRL4          | Register 111  |
| 70h    | CHAN_FAULT        | Register 112  |
| 71h    | GLOBAL_FAULT1     | Register 113  |
| 72h    | GLOBAL_FAULT2     | Register 114  |
| 73h    | OT WARNING        | Register 115  |
| 74h    | PIN_CONTROL1      | Register 116  |
| 75h    | PIN_CONTROL2      | Register 117  |
| 76h    | MISC_CONTROL      | Register 118  |

Complex bit access types are encoded to fit into small table cells. Table 13 shows the codes that are used for access types in this section.

Table 13. CONTROL PORT Access Type Codes

| ACCESS TYPE | CODE | DESCRIPTION |
|-------------|------|-------------|
|-------------|------|-------------|

## READ TYPE

|   |   |      |
|---|---|------|
| R | R | Read |
|---|---|------|

## WRITE TYPE

|   |   |       |
|---|---|-------|
| W | W | Write |
|---|---|-------|

## RESETOR DEFAULT VALUE

|    |  |                                        |
|----|--|----------------------------------------|
| -n |  | Value after reset or the default value |
|----|--|----------------------------------------|

## 9.1.1.1 RESET\_CTRL REGISTER (OFFSET = 1H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 14. RESET\_CTRL Register

|          |   |   |         |          |   |   |         |
|----------|---|---|---------|----------|---|---|---------|
| 7        | 6 | 5 | 4       | 3        | 2 | 1 | 0       |
| RESERVED |   |   | RST_MOD | RESERVED |   |   | RST_REG |
| R/W      |   |   | W       | R        |   |   | W       |

Table 15. RESET\_CTRL Register Field Descriptions

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                                                                               |
|-----|----------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:5 | RESERVED | R/W  | 000   | Reserved                                                                                                                                                                                                                                                                                                                                                  |
| 4   | RST_MOD  | W    | 0     | <p>WRITE CLEAR BIT<br/>Reset Modules</p> <p>This bit resets the interpolation filter and the DAC modules. Since the DSP is also reset, the coefficient RAM content will also be cleared by the DSP. This bit is auto cleared and can be set only in hiz mode.</p> <p>0: Normal<br/>1: Reset modules</p>                                                   |
| 3:1 | RESERVED | R    | 000   | Reserved                                                                                                                                                                                                                                                                                                                                                  |
| 0   | RST_REG  | W    | 0     | <p>Write clear bit<br/>Reset Registers</p> <p>This bit resets the mode registers back to their initial values. The RAM content is not cleared. This bit is auto cleared and must be set only when the DAC is in hiz mode (resetting registers when the DAC is running is prohibited and not supported).</p> <p>0: Normal<br/>1: Reset mode registers"</p> |

### 9.1.1.2 DEVICE\_CTRL\_1 REGISTER (OFFSET = 2H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 16. DEVICE\_CTRL\_1 Register

| 7        | 6       | 5 | 4 | 3        | 2       | 1        | 0 |
|----------|---------|---|---|----------|---------|----------|---|
| Reserved | FSW_SEL |   |   | RESERVED | MP_PBTl | DAMP_MOD |   |
| R/W      | R/W     |   |   | R/W      | R/W     | R/W      |   |

Table 17. DEVICE\_CTRL\_1 Register Field Descriptions

| BIT | FIELD     | TYPE | RESET | DESCRIPTION                                                                                       |
|-----|-----------|------|-------|---------------------------------------------------------------------------------------------------|
| 7   | Reserved  | R/W  | 0     | Reserved                                                                                          |
| 6:4 | FSW_SEL   | R/W  | 000   | select fsw (kHz):<br>0: 260<br>1: 310<br>2: 384<br>3: 480<br>4: 576<br>5: 768<br>others: reserved |
| 3   | RESERVED  | R/W  | 0     | Reserved                                                                                          |
| 2   | DAMP_PBTl | R/W  | 0     | 0: Set DAMP to BTL mode<br>1: Set DAMP to PBTl mode                                               |
| 1:0 | DAMP_MOD  | R/W  | 00    | 00: BD mode<br>01: 1SPW mode<br>Others: reserved                                                  |

**9.1.1.3 DEVICE\_CTRL\_2 REGISTER (OFFSET = 3H) [RESET = 0X10]**Return to [SUMMARY TABLE](#).

Table 18. DEVICE\_CTRL\_2 Register

| 7        | 6                 | 5           | 4       | 3    | 2        | 1          | 0 |
|----------|-------------------|-------------|---------|------|----------|------------|---|
| RESERVED | DEEPSLEEP_ON_CLKF | MANUAL_MODE | DIS_DSP | MUTE | RESERVED | CTRL_STATE |   |
| R/W      | R/W               | R/W         | R/W     | R/W  | R/W      | R/W        |   |

Table 19. DEVICE\_CTRL\_2 Register Field Descriptions

| BIT | FIELD             | TYPE | RESET | DESCRIPTION                                                                                                                                                                                     |
|-----|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | RESERVED          | R/W  |       | Reserved                                                                                                                                                                                        |
| 6   | DEEPSLEEP_ON_CLKF | R/W  | 0     | Power state goes to DEEPSLEEP mode when I2S clock fault happens                                                                                                                                 |
| 5   | RESERVED          | R/W  | 0     | Reserved                                                                                                                                                                                        |
| 4   | DIS_DSP           | R/W  | 1     | DSP reset<br>0: Normal operation<br>1: Reset the DSP                                                                                                                                            |
| 3   | MUTE              | R/W  | 0     | Mute left/right channel<br>This bit issues soft mute request for the left/right channel.<br>The volume will be smoothly ramped down/up to avoid pop/click noise.<br>0: Normal volume<br>1: Mute |
| 2   | RESERVED          | R/W  | 0     | Reserved                                                                                                                                                                                        |
| 1:0 | CTRL_STATE        | R/W  | 00    | Device state control register<br>00: Deep Sleep<br>01: Sleep<br>10: Hi-Z<br>11: Play                                                                                                            |

**9.1.1.4 POWER STATE REPORT (OFFSET = 4H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).

Table 20. Power State Report Register

| 7        | 6   | 5   | 4   | 3   | 2   | 1                  | 0 |
|----------|-----|-----|-----|-----|-----|--------------------|---|
| RESERVED |     |     |     |     |     | Power State Report |   |
| R/W      | R/W | R/W | R/W | R/W | R/W | R                  |   |

Table 21. Power State Register Field Descriptions

| BIT | FIELD              | TYPE | RESET | DESCRIPTION                                                               |
|-----|--------------------|------|-------|---------------------------------------------------------------------------|
| 7:2 | RESERVED           | R/W  | 0     | Reserved.                                                                 |
| 1:0 | Power State Report | R    | 0     | Power State Report<br>00: Deep Sleep<br>01: Sleep<br>10: Hi-Z<br>11: Play |

**9.1.1.5 RESET\_CTRL\_2 REGISTER (OFFSET = DH) [RESET = 0X00]**Return to [SUMMARY TABLE](#).

Table 22. DEVICE\_CTRL\_2 Register

| 7         | 6        | 5 | 4 | 3 | 2 | 1          | 0 |
|-----------|----------|---|---|---|---|------------|---|
| Sync_done | RESERVED |   |   |   |   | CTRL_STATE |   |

|     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|
| R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|-----|-----|-----|-----|-----|-----|-----|

Table 23. DEVICE\_CTRL\_2 Register Field Descriptions

| BIT | FIELD       | TYPE | RESET | DESCRIPTION                                      |
|-----|-------------|------|-------|--------------------------------------------------|
| 7   | Sync_Flag   | R/W  |       | 0: sync is not done.<br>1: sync is properly done |
| 6:1 | RESERVED    | R/W  | 0     | Reserved.                                        |
| 0   | Clear Fault | R/W  | 0     | 1: clear analog fault                            |

#### 9.1.1.6 I2C\_PAGE\_AUTO\_INC REGISTER (OFFSET = FH) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 24. I2C\_PAGE\_AUTO\_INC Register

|          |   |   |   |                  |          |   |   |
|----------|---|---|---|------------------|----------|---|---|
| 7        | 6 | 5 | 4 | 3                | 2        | 1 | 0 |
| RESERVED |   |   |   | PAGE_AUTOINC_DIS | RESERVED |   |   |
| R/W      |   |   |   | R/W              | R/W      |   |   |

Table 25. I2C\_PAGE\_AUTO\_INC Register Field Descriptions

| BIT | FIELD            | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                 |
|-----|------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4 | RESERVED         | R/W  | 0000  | Reserved                                                                                                                                                                                                                                                                                                                                                    |
| 3   | PAGE_AUTOINC_DIS | R/W  | 0     | Page auto increment disable<br>Disable page auto increment mode for non-zero books.<br>When end of page is reached, it goes back to the 8th address location of next page when this bit is 0. When this bit is 1, it goes to the 0th location of current page itself like in older part.<br>0: Enable Page auto increment<br>1: Disable Page auto increment |
| 2:0 | RESERVED         | R/W  | 000   | Reserved                                                                                                                                                                                                                                                                                                                                                    |

**9.1.1.7 SIG\_CH\_CTRL REGISTER (OFFSET = 28H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 26. SIG\_CH\_CTRL Register**

| 7                   | 6 | 5 | 4 | 3      | 2 | 1 | 0 |
|---------------------|---|---|---|--------|---|---|---|
| BCK_RATIO_CONFIGURE |   |   |   | FS_CFG |   |   |   |
| R/W                 |   |   |   | R/W    |   |   |   |

**Table 27. SIG\_CH\_CTRL Register Field Descriptions**

| BIT | FIELD               | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                       |
|-----|---------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4 | BCK_RATIO_CONFIGURE | R/W  | 0000  | These bits indicate the configured BCK ratio, the number of BCK clocks in one audio frame.<br>0011: 32FS<br>0101: 64FS<br>0111: 128FS<br>1001: 256FS<br>1011: 512FS                                                                                                               |
| 3:0 | FS_CFG              | R/W  | 0000  | FS Speed Mode<br>These bits select the FS operation mode, which must be set according to the current audio sampling rate.<br>4'b0000 Auto detection<br>4'b0110 32KHz<br>4'b1000 44.1KHz<br>4'b1001 48KHz<br>4'b1010 88.2KHz<br>4'b1011 96KHz<br>4'b1101 192KHz<br>Others Reserved |

### 9.1.1.8 CLOCK\_DET\_CTRL REGISTER (OFFSET = 29H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

**Table 28. CLOCK\_DET\_CTRL Register**

| 7        | 6           | 5                  | 4          | 3            | 2            | 1        | 0        |
|----------|-------------|--------------------|------------|--------------|--------------|----------|----------|
| RESERVED | DIS_DET_PLL | DIS_DET_BCLK_RANGE | DIS_DET_FS | DIS_DET_BCLK | DIS_DET_MISS | RESERVED | RESERVED |
| R/W      | R/W         | R/W                | R/W        | R/W          | R/W          | R/W      | R/W      |

**Table 29. CLOCK\_DET\_CTRL Register Field Descriptions**

| BIT | FIELD              | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-----|--------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | RESERVED           | R/W  | 0     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 6   | DIS_DET_PLL        | R/W  | 0     | Ignore PLL underrate/overrate Detection<br>This bit controls whether to ignore the PLL underrate/overrate detection. The PLL clock must be faster than 10MHz or an error will be reported. The PLL must be slower than 150MHz or an error will be reported. When ignored, a PLL underrate/overrate error will not cause a clock error.<br>0: Regard PLL underrate/overrate detection<br>1: Ignore PLL underrate/overrate detection |
| 5   | DIS_DET_BCLK_RANGE | R/W  | 0     | Ignore BCK Range Detection<br>This bit controls whether to ignore the BCK range detection. The BCK must be stable between 256KHz and 50MHz or an error will be reported. When ignored, a BCK range error will not cause a clock error.<br>0: Regard BCK Range detection<br>1: Ignore BCK Range detection                                                                                                                           |
| 4   | DIS_DET_FS         | R/W  | 0     | Ignore FS Error Detection<br>This bit controls whether to ignore the FS Error detection. When ignored, FS error will not cause a clock error. But CLKDET_STATUS will report fs error.<br>0: Regard FS detection<br>1: Ignore FS detection                                                                                                                                                                                          |
| 3   | DIS_DET_BCLK       | R/W  | 0     | Ignore BCK Detection<br>This bit controls whether to ignore the BCK detection against LRCK. The BCK must be stable between 32FS and 512FS inclusive or an error will be reported. When ignored, a BCK error will not cause a clock error.<br>0: Regard BCK detection<br>1: Ignore BCK detection                                                                                                                                    |
| 2   | DIS_DET_MISS       | R/W  | 0     | Ignore BCK Missing Detection<br>This bit controls whether to ignore the BCK missing detection. When ignored an BCK missing will not cause a clock error.<br>0: Regard BCK missing detection<br>1: Ignore BCK missing detection                                                                                                                                                                                                     |
| 1   | RESERVED           | R/W  | 0     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 0   | RESERVED           | R/W  | 0     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                           |

**9.1.1.9 SDOUT\_SEL REGISTER (OFFSET = 30H) [RESET = 0H]**Return to [SUMMARY TABLE](#).**Table 30. SDOUT\_SEL Register**

| 7        | 6 | 5 | 4 | 3 | 2 | 1 | 0         |
|----------|---|---|---|---|---|---|-----------|
| RESERVED |   |   |   |   |   |   | SDOUT_SEL |
|          |   |   |   |   |   |   | R/W       |

**Table 31. SDOUT\_SEL Register Field Descriptions**

| BIT | FIELD     | TYPE | RESET | DESCRIPTION                                                                                                                                                        |
|-----|-----------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:1 | RESERVED  |      | 0     | Reserved                                                                                                                                                           |
| 0   | SDOUT_SEL | RW   | 0     | SDOUT Select.<br>This bit selects what is being output as SDOUT pin.<br>0: SDOUT is the DSP output (post-processing)<br>1: SDOUT is the DSP input (pre-processing) |

**9.1.1.10 I2S\_CTRL REGISTER (OFFSET = 31H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 32. I2S\_CTRL Register**

| 7        | 6 | 5       | 4        | 3 | 2        | 1 | 0        |
|----------|---|---------|----------|---|----------|---|----------|
| RESERVED |   | BCK_INV | RESERVED |   | RESERVED |   | RESERVED |
| R/W      |   | R/W     | R/W      | R | R        |   | R/W      |

**Table 33. I2S\_CTRL Register Field Descriptions**

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                             |
|-----|----------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | RESERVED | R/W  | 00    | Reserved                                                                                                                                                                                                                                                                                |
| 5   | BCK_INV  | R/W  | 0     | BCK Polarity<br>This bit sets the inverted BCK mode. In inverted BCK mode, the DAC assumes that the LRCK and DIN edges are aligned to the rising edge of the BCK. Normally they are assumed to be aligned to the falling edge of the BCK.<br>0: Normal BCK mode<br>1: Inverted BCK mode |
| 4:0 | RESERVED | R/W  | 00000 | Reserved                                                                                                                                                                                                                                                                                |

#### 9.1.1.11 SAP\_CTRL1 REGISTER (OFFSET = 33H) [RESET = 0X02]

Return to [SUMMARY TABLE](#).

Table 34. SAP\_CTRL1 Register

| 7             | 6        | 5           | 4 | 3               | 2 | 1           | 0 |
|---------------|----------|-------------|---|-----------------|---|-------------|---|
| I2S_SHIFT_MSB | RESERVED | DATA_FORMAT |   | I2S_LRCLK_PULSE |   | WORD_LENGTH |   |
| R/W           | R/W      | R/W         |   | R/W             |   | R/W         |   |

Table 35. SAP\_CTRL1 Register Field Descriptions

| BIT | FIELD           | TYPE | RESET | DESCRIPTION                                                                                                                                                                    |
|-----|-----------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | I2S_SHIFT_MSB   | R/W  | 0     | I2S shift MSB                                                                                                                                                                  |
| 6   | RESERVED        | R/W  | 0     | Reserved                                                                                                                                                                       |
| 5:4 | DATA_FORMAT     | R/W  | 00    | I2S data format<br>These bits control both input and output audio interface formats for DAC operation.<br>00: I2S<br>01: TDM/DSP<br>10: RTJ<br>11: LTJ                         |
| 3:2 | I2S_LRCLK_PULSE | R/W  | 00    | 01: LRCLK pulse < 8 SCLK. If the high width of LRCLK/FS in TDM/DSP mode is less than 8 cycles of SCK, these two bits need set to 01.                                           |
| 1:0 | WORD_LENGTH     | R/W  | 10    | I2S word length<br>These bits control both input and output audio interface sample word lengths for DAC operation.<br>00: 16 bits<br>01: 20 bits<br>10: 24 bits<br>11: 32 bits |

#### 9.1.1.12 SAP\_CTRL2 REGISTER (OFFSET = 34H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 36. SAP\_CTRL2 Register

| 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|---|---|---|---|---|---|---|
| I2S_SHIFT_LSB |   |   |   |   |   |   |   |
| R/W           |   |   |   |   |   |   |   |

Table 37. SAP\_CTRL2 Register Field Descriptions

| BIT | FIELD     | TYPE | RESET    | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                           |
|-----|-----------|------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | I2S_SHIFT | R/W  | 00000000 | I2S shift LSB<br>I2S Shift LSB<br>These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of BCK from the starting (MSB) of audio frame to the starting of the desired audio sample.<br>000000000: offset = 0 BCK (no offset)<br>000000001: offset = 1 BCK<br>000000010: offset = 2 BCKs<br>...<br>111111111: offset = 512 BCKs |

**9.1.1.13 SAP\_CTRL3 REGISTER (OFFSET = 35H) [RESET = 0X11]**Return to [SUMMARY TABLE](#).**Table 38. SAP\_CTRL3 Register**

|          |   |                |   |          |   |                 |   |
|----------|---|----------------|---|----------|---|-----------------|---|
| 7        | 6 | 5              | 4 | 3        | 2 | 1               | 0 |
| RESERVED |   | LEFT_DAC_DPATH |   | RESERVED |   | RIGHT_DAC_DPATH |   |
| R/W      |   | R/W            |   | R/W      |   | R/W             |   |

**Table 39. SAP\_CTRL3 Register Field Descriptions**

| BIT | FIELD           | TYPE | RESET | DESCRIPTION                                                                                                                                                                                     |
|-----|-----------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | RESERVED        | R/W  | 00    | Reserved                                                                                                                                                                                        |
| 5:4 | LEFT_DAC_DPATH  | R/W  | 01    | Left DAC Data Path<br>These bits control the left channel audio data path connection.<br>00: Zero data (mute)<br>01: Left channel data<br>10: Right channel data<br>11: Reserved (do not set)   |
| 3:2 | RESERVED        | R/W  | 00    | Reserved                                                                                                                                                                                        |
| 1:0 | RIGHT_DAC_DPATH | R/W  | 01    | Right DAC Data Path<br>These bits control the right channel audio data path connection.<br>00: Zero data (mute)<br>01: Right channel data<br>10: Left channel data<br>11: Reserved (do not set) |

**9.1.1.14 FS\_MON REGISTER (OFFSET = 37H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 40. FS\_MON Register**

|          |   |                |   |        |   |   |   |
|----------|---|----------------|---|--------|---|---|---|
| 7        | 6 | 5              | 4 | 3      | 2 | 1 | 0 |
| RESERVED |   | BCLK_RATIO_MSB |   | FS_RPT |   |   |   |
| R/W      |   | R              |   | R      |   |   |   |

**Table 41. FS\_MON Register Field Descriptions**

| BIT | FIELD           | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                         |
|-----|-----------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | RESERVED        | R/W  | 00    | Reserved                                                                                                                                                                                                            |
| 5:4 | BCLK_RATIO_HIGH | R    | 00    | 2 MSBs of detected BCK ratio                                                                                                                                                                                        |
| 3:0 | FS_RPT          | R    | 0000  | These bits indicate the currently detected audio sampling rate.<br>4'b0000 FS Error<br>4'b0110 32KHz<br>4'b1000 Reserved<br>4'b1001 48KHz<br>4'b1011 96KHz<br>4'b1100 176.4KHz<br>4'b1101 192KHz<br>Others Reserved |

### 9.1.1.15 BCK\_MON REGISTER (OFFSET = 38H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 42. BCK\_MON Register

|                |   |   |   |   |   |   |   |
|----------------|---|---|---|---|---|---|---|
| 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BCLK_RATIO_LSB |   |   |   |   |   |   |   |
| R              |   |   |   |   |   |   |   |

Table 43. BCK\_MON Register Field Descriptions

| BIT | FIELD          | TYPE | RESET    | DESCRIPTION                                                                                                              |
|-----|----------------|------|----------|--------------------------------------------------------------------------------------------------------------------------|
| 7-0 | BCLK_RATIO_LSB | R    | 00000000 | These bits indicate the currently detected BCK ratio, the number of BCK clocks in one audio frame.<br>BCK = 32 FS~512 FS |

### 9.1.1.16 CLKDET\_STATUS REGISTER (OFFSET = 39H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 44. CLKDET\_STATUS Register

|          |   |             |             |          |           |                |        |
|----------|---|-------------|-------------|----------|-----------|----------------|--------|
| 7        | 6 | 5           | 4           | 3        | 2         | 1              | 0      |
| RESERVED |   | BCK_OVR_UNR | CLK_OVR_UNR | PLL_LOCK | BCLK_HALT | BCLK_RATIO_ERR | FS_ERR |
| R/W      |   | R           | R           | R        | R         | R              | R      |

Table 45. CLKDET\_STATUS Register Field Descriptions

| BIT | FIELD          | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                       |
|-----|----------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | RESERVED       | R/W  | 00    | Reserved                                                                                                                                                                                                                                                                                          |
| 5   | BCK_OVR_UNR    | R    | 0     | This bit indicates whether the BCLK is overrate or underrate                                                                                                                                                                                                                                      |
| 4   | PCLK_OVR_UNR   | R    | 0     | This bit indicates whether the PLL is overrate or underrate                                                                                                                                                                                                                                       |
| 3   | PLL_LOCK       | R    | 0     | This bit indicates whether the PLL is locked or not. The PLL will be reported as unlocked when it is disabled.                                                                                                                                                                                    |
| 2   | BCLK_HALT      | R    | 0     | This bit indicates whether the BCK is missing or not.                                                                                                                                                                                                                                             |
| 1   | BCLK_RATIO_ERR | R    | 0     | This bit indicates whether the BCK is valid or not. The BCK ratio must be stable and in the range of 32-512FS to be valid.                                                                                                                                                                        |
| 0   | FS_ERR         | R    | 0     | In auto detection mode (reg_fs_cfg=0), this bit indicated whether the audio sampling rate is valid or not. In nonauto detection mode(reg_fs_cfg!=0), Fs error indicates that configured fs is different with detected fs. Even FS Error Detection Ignore is set, this flag will be also asserted. |

**9.1.1.17 DIG\_VOL\_LEFT REGISTER (OFFSET = 4CH) [RESET = 30H]**Return to [SUMMARY TABLE](#).

Table 46. DIG\_VOL\_CTL Register

| 7        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---|---|---|---|---|---|---|
| PGA_LEFT |   |   |   |   |   |   |   |
| R/W      |   |   |   |   |   |   |   |

Table 47. DIG\_VOL\_CTL Register Field Descriptions

| BIT | FIELD    | TYPE | RESET    | DESCRIPTION                                                                                                                                                                                                                                                                                       |
|-----|----------|------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | PGA_LEFT | R/W  | 00110000 | Left Digital Volume<br>These bits control the left channel digital volume. The digital volume is 24 dB to -103 dB in -0.5 dB step.<br>00000000: +24.0 dB<br>00000001: +23.5 dB<br>...<br>00101111: +0.5 dB<br>00110000: 0.0 dB<br>00110001: -0.5 dB<br>...<br>11111110: -103 dB<br>11111111: Mute |

**9.1.1.18 DIG\_VOL\_RIGHT REGISTER (OFFSET = 4DH) [RESET = 30H]**Return to [SUMMARY TABLE](#).

Table 48. DIG\_VOL\_CTL Register

| 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|---|---|---|---|---|---|---|
| PGA_RIGHT |   |   |   |   |   |   |   |
| R/W       |   |   |   |   |   |   |   |

Table 49. DIG\_VOL\_CTL Register Field Descriptions

| BIT | FIELD     | TYPE | RESET    | DESCRIPTION                                                                                                                                                                                                                                                                                        |
|-----|-----------|------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | PGA_RIGHT | R/W  | 00110000 | Right Digital Volume<br>These bits control the left channel digital volume. The digital volume is 24 dB to -103 dB in -0.5 dB step.<br>00000000: +24.0 dB<br>00000001: +23.5 dB<br>...<br>00101111: +0.5 dB<br>00110000: 0.0 dB<br>00110001: -0.5 dB<br>...<br>11111110: -103 dB<br>11111111: Mute |

**9.1.1.19 DIG\_VOL\_CTRL2 REGISTER (OFFSET = 4EH) [RESET = 0X33]**Return to [SUMMARY TABLE](#).

Table 50. DIG\_VOL\_CTRL2 Register

|                     |   |                    |   |                   |   |                  |   |
|---------------------|---|--------------------|---|-------------------|---|------------------|---|
| 7                   | 6 | 5                  | 4 | 3                 | 2 | 1                | 0 |
| PGA_RAMP_DOWN_SPEED |   | PGA_RAMP_DOWN_STEP |   | PGA_RAMP_UP_SPEED |   | PGA_RAMP_UP_STEP |   |
| R/W                 |   |                    |   |                   |   |                  |   |

Table 51. DIG\_VOL\_CTRL2 Register Field Descriptions

| BIT | FIELD               | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                      |
|-----|---------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | PGA_RAMP_DOWN_SPEED | R/W  | 00    | Digital Volume Normal Ramp Down Frequency<br>These bits control the frequency of the digital volume updates when the volume is ramping down.<br>The setting here is applied to soft mute request.<br>00: Update every 1 FS period<br>01: Update every 2 FS periods<br>10: Update every 4 FS periods<br>11: Directly set the volume to zero (Instant mute)                                        |
| 5:4 | PGA_RAMP_DOWN_STEP  | R/W  | 11    | Digital Volume Normal Ramp Down Step<br>These bits control the step of the digital volume updates when the volume is ramping down.<br>The setting here is applied to soft mute request, asserted by XSMUTE pin or \$0/3\$.<br>00: Decrement by 4 dB for each update<br>01: Decrement by 2 dB for each update<br>10: Decrement by 1 dB for each update<br>11: Decrement by 0.5 dB for each update |
| 3:2 | PGA_RAMP_UP_SPEED   | R/W  | 00    | Digital Volume Normal Ramp Up Frequency<br>These bits control the frequency of the digital volume updates when the volume is ramping up.<br>The setting here is applied to soft unmute request, asserted by XSMUTE pin or \$0/3\$.<br>00: Update every 1 FS period<br>01: Update every 2 FS periods<br>10: Update every 4 FS periods<br>11: Directly restore the volume (Instant unmute)         |
| 1:0 | PGA_RAMP_UP_STEP    | R/W  | 11    | Digital Volume Normal Ramp Up Step<br>These bits control the step of the digital volume updates when the volume is ramping up.<br>The setting here is applied to soft unmute request, asserted by XSMUTE pin or \$0/3\$.<br>00: Increment by 4 dB for each update<br>01: Increment by 2 dB for each update<br>10: Increment by 1 dB for each update<br>11: Increment by 0.5 dB for each update   |

#### 9.1.1.20 DIG\_VOL\_CTRL3 REGISTER (OFFSET = 4FH) [RESET = 0X30]

Return to [SUMMARY TABLE](#).

Table 52. DIG\_VOL\_CTRL3 Register

|                      |   |                     |   |          |   |   |   |
|----------------------|---|---------------------|---|----------|---|---|---|
| 7                    | 6 | 5                   | 4 | 3        | 2 | 1 | 0 |
| FAST_RAMP_DOWN_SPEED |   | FAST_RAMP_DOWN_STEP |   | RESERVED |   |   |   |
| R/W                  |   |                     |   |          |   |   |   |

Table 53. DIG\_VOL\_CTRL3 Register Field Descriptions

| BIT | FIELD                | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                |
|-----|----------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | FAST_RAMP_DOWN_SPEED | R/W  | 00    | Digital volume emergency ramp down frequency<br>These bits control the frequency of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute.<br>00: Update every 1FS period<br>01: Update every 2FS periods<br>10: Update every 4FS periods<br>11: Directly set the volume to zero (Instant mute) |

|     |                     |     |      |                                                                                                                                                                                                                                                                                                                                                                                                               |
|-----|---------------------|-----|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5:4 | FAST_RAMP_DOWN_STEP | R/W | 11   | Digital volume emergency ramp down step<br>These bits control the step of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute.<br>00: Decrement by 4dB for each update<br>01: Decrement by 2dB for each update<br>10: Decrement by 1dB for each update<br>11: Decrement by 0.5dB for each update |
| 3:0 | RESERVED            | R/W | 0000 | Reserved                                                                                                                                                                                                                                                                                                                                                                                                      |

### 9.1.1.21 ANA\_CTRL REGISTER (OFFSET = 53H) [RESET = 0X49]

Return to [SUMMARY TABLE](#).

Table 54. ANA\_CTRL Register

|    |   |   |   |   |   |   |   |
|----|---|---|---|---|---|---|---|
| 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BW |   |   |   |   |   |   |   |
| RW |   |   |   |   |   |   |   |

Table 55. ANA\_CTRL Register Field Descriptions

| BIT | FIELD     | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                     |
|-----|-----------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:0 | Bandwidth | R/W  | 0x49  | Bandwidth depends on Fsw:<br>BD mode:<br>Fsw=260kHz: 0xCC;<br>Fsw=384kHz: 0x98;<br>Fsw=480kHz: 0x78;<br>Fsw=768kHz: 0x48;<br><br>1SPW mode:<br>Fsw=260kHz: 0xFC;<br>Fsw=384kHz: 0xDC;<br>Fsw=480kHz: 0xBC;<br>Fsw=768kHz: 0x88; |

### 9.1.1.22 AGAIN REGISTER (OFFSET = 54H) [RESET = 0X00]

Return to [SUMMARY TABLE](#).

Table 56. AGAIN Register

|          |   |   |          |   |   |   |   |
|----------|---|---|----------|---|---|---|---|
| 7        | 6 | 5 | 4        | 3 | 2 | 1 | 0 |
| RESERVED |   |   | ANA_GAIN |   |   |   |   |
| R/W      |   |   |          |   |   |   |   |

Table 57. AGAIN Register Field Descriptions

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                                                                                                       |
|-----|----------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------|
| 7:5 | RESERVED | R/W  | 000   | Reserved                                                                                                                          |
| 4:0 | ANA_GAIN | R/W  | 00000 | Analog Gain Control<br>This bit controls the right channel analog gain.<br>00000: 0 dB<br>00001: -0.5db<br>...<br>11111: -15.5 dB |

**9.1.1.23 BQ\_WR\_CTRL1 REGISTER (OFFSET = 5CH) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 58. BQ\_WR\_CTRL1 Register**

| 7        | 6 | 5 | 4 | 3 | 2 | 1 | 0                |
|----------|---|---|---|---|---|---|------------------|
| RESERVED |   |   |   |   |   |   | BQ_WR_FIRST_COEF |
| R/W      |   |   |   |   |   |   |                  |

**Table 59. BQ\_WR\_CTRL1 Register Field Descriptions**

| BIT | FIELD            | TYPE | RESET   | DESCRIPTION                                                  |
|-----|------------------|------|---------|--------------------------------------------------------------|
| 7-1 | RESERVED         | R/W  | 0000000 | Reserved                                                     |
| 0   | BQ_WR_FIRST_COEF | R/W  | 0       | Indicate the first coefficient of a BQ is starting to write. |

**9.1.1.24 GPIO0/ADR REGISTER (OFFSET = 62H) [RESET = 2EH]**Return to [SUMMARY TABLE](#).**Table 60. GPIO0\_ADR Register**

| 7  | 6   | 5       | 4              | 3   | 2   | 1   | 0   |
|----|-----|---------|----------------|-----|-----|-----|-----|
|    |     | ADR_Dir | GPIO0 function |     |     |     |     |
| RW | R/W | R/W     | R/W            | R/W | R/W | R/W | R/W |

**Table 61. GPIO0\_ADR Register Field Descriptions**

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                                                                                                                                                  |
|-----|----------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:5 | Reserved | R/W  | 1h    | Reserved                                                                                                                                                                     |
| 4:0 | GPIO0    | R/W  | 0Eh   | 01000: open drain output as fault warning;<br>01001: open drain output as clock invalid<br>11010: as PVDD drop flag<br>01110: open drain output as fault<br>Others: reserved |

**9.1.1.25 GPIO1 REGISTER (OFFSET = 63H) [RESET = 00H]**Return to [SUMMARY TABLE](#).**Table 62. GPIO1 Register**

| 7  | 6   | 5       | 4              | 3   | 2   | 1   | 0   |
|----|-----|---------|----------------|-----|-----|-----|-----|
|    |     | ADR_Dir | GPIO1 function |     |     |     |     |
| RW | R/W | R/W     | R/W            | R/W | R/W | R/W | R/W |

**Table 63. GPIO1 Register Field Descriptions**

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                                                                                                                                          |
|-----|----------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | Reserved | R/W  | 0h    | Reserved                                                                                                                                                             |
| 5   | ADR_Dir  | R/W  | 0h    | 1: GPIO as output.<br>0: GPIO as input.                                                                                                                              |
| 4:0 | GPIO1    | R/W  | 0h    | 00011: digital input as Hiz<br>01000: open drain output as fault warning;<br>01100: Sdout<br>01110: as fault pin<br>11001: digital input as mute<br>Others: reserved |

### 9.1.1.26 GPIO2 REGISTER (OFFSET = 64H) [RESET = 2CH]

Return to [SUMMARY TABLE](#).

Table 64. GPIO2 Register

|          |     |         |                |     |     |     |     |
|----------|-----|---------|----------------|-----|-----|-----|-----|
| 7        | 6   | 5       | 4              | 3   | 2   | 1   | 0   |
| Reserved |     | ADR_Dir | GPIO0 function |     |     |     |     |
| RW       | R/W | R/W     | R/W            | R/W | R/W | R/W | R/W |

Table 65. GPIO2 Register Field Descriptions

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                                                                                                                                          |
|-----|----------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | Reserved | R/W  | 0     | Reserved                                                                                                                                                             |
| 5   | ADR_Dir  | R/W  | 1h    | 1: GPIO as output.<br>0: GPIO as input.                                                                                                                              |
| 4:0 | GPIO2    | R/W  | 0Ch   | 00011: digital input as Hiz<br>01000: open drain output as fault warning;<br>01100: Sdout<br>01110: as fault pin<br>11001: digital input as mute<br>Others: reserved |

### 9.1.1.27 DIE\_ID REGISTER (OFFSET = 67H) [RESET = 0H]

Return to [SUMMARY TABLE](#).

Table 66. DIE\_ID Register

|        |   |   |   |   |   |   |   |
|--------|---|---|---|---|---|---|---|
| 7      | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DIE_ID |   |   |   |   |   |   |   |
| RO     |   |   |   |   |   |   |   |

Table 67. DIE\_ID Register Field Descriptions

| BIT | FIELD  | TYPE | RESET | DESCRIPTION          |
|-----|--------|------|-------|----------------------|
| 7:0 | DIE_ID | RO   | 0     | Die ID of the device |

**9.1.1.28 PHASE\_CTRL REGISTER (OFFSET = 6AH) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 68. PHASE\_CTRL Register**

|           |   |   |   |             |               |   |   |
|-----------|---|---|---|-------------|---------------|---|---|
| 7         | 6 | 5 | 4 | 3           | 2             | 1 | 0 |
| SYNC_MODE |   |   |   | RCG_INPHASE | RCG_PHASE_SEL |   |   |
| R/W       |   |   |   |             |               |   |   |

**Table 69. PHASE\_CTRL Register Field Descriptions**

| BIT | FIELD          | TYPE | RESET | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-----|----------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4 | SYNC_MODE      | R/W  | 0000  | synching mode:<br>4'h0: no phase sync<br>4'hD: GPI phase sync<br>4'hE: reg phase sync<br>4'hF: lrcclk phase sync                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 3   | RAMP_PHASE_SEL | R/W  | 00    | selects the phase of Ch2:<br>0: ph_ch2 = ph_ch1 + 180 deg<br>1: ph_ch2 = ph_ch1                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 2:0 | I2S_SYNC_EN    | R/W  | 000   | select ramp clock phase when multi devices integrated in one system to reduce EMI and peak supply peak current, it is recommended set all devices the same RAMP frequency and same spread spectrum. it must be set before driving device into PLAY mode if this feature is needed.<br>selects the phase of Ch1:<br>0: 0 deg<br>1: 60 deg<br>2: 90 deg<br>3: 120 deg (intended for 3-chip cancellation)<br>4: 180 deg (intended for 2-chip cancellation)<br>5: 240 deg (intended for 3-chip cancellation)<br>6: 270 deg<br>7: 300 deg |

**9.1.1.29 CHAN\_FAULT REGISTER (OFFSET = 70H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 70. CHAN\_FAULT Register**

| 7        | 6 | 5        | 4        | 3        | 2        | 1        | 0        |
|----------|---|----------|----------|----------|----------|----------|----------|
| RESERVED |   | CBCF_CH2 | CBCF_CH1 | CH1_DC_1 | CH2_DC_1 | CH1_OC_I | CH2_OC_I |
| R        |   |          |          |          |          |          |          |

**Table 71. CHAN\_FAULT Register Field Descriptions**

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                                     |
|-----|----------|------|-------|-------------------------------------------------|
| 7:6 | RESERVED | R    | 00    | Reserved                                        |
| 5   | CBCF_CH2 | R    | 0     | Right channel cycle by cycle over current fault |
| 4   | CBCF_CH1 | R    | 0     | Left channel cycle by cycle over current fault  |
| 3   | CH1_DC_1 | R    | 0     | Left channel DC fault                           |
| 2   | CH2_DC_1 | R    | 0     | Right channel DC fault                          |
| 1   | CH1_OC_I | R    | 0     | Left channel over current fault                 |
| 0   | CH2_OC_I | R    | 0     | Right channel over current fault                |

### 9.1.1.30 GLOBAL\_FAULT1 REGISTER (OFFSET = 71H) [RESET = 0H]

Return to [SUMMARY TABLE](#).

Table 72. GLOBAL\_FAULT1 Register

| 7   | 6        | 5        | 4        | 3     | 2    | 1   | 0   |
|-----|----------|----------|----------|-------|------|-----|-----|
| OTF | Reserved | OTP_UERR | OTP_CERR | PDROP | CLKF | POV | PUV |
| R   |          |          |          |       |      |     |     |

Table 73. GLOBAL\_FAULT1 Register Field Descriptions

| BIT | FIELD    | TYPE | RESET | DESCRIPTION                 |
|-----|----------|------|-------|-----------------------------|
| 7   | OTP      | R    | 0     | 1: over temperature error   |
| 6   | Reserved | R    | 0     | Reserved                    |
| 5   | OTP_UERR | R    | 0     | 1: OTP uncorrectable error  |
| 4   | OTP_UERR | R    | 0     | 1: OTP correctable error    |
| 3   | PDROP    | R    | 0     | 1: PVDD drop                |
| 2   | CLKF     | R    | 0     | 1: clock fault              |
| 1   | POV      | R    | 0     | 1: PVDD Over-voltage fault  |
| 0   | PUV      | R    | 0     | 1: PVDD Under-voltage fault |

**9.1.1.31 WARNING1 (OFFSET = 72H) [RESET = 0H]**Return to [SUMMARY TABLE](#).

Table 74. WARNING1 Register

|           |           |          |   |   |   |   |        |
|-----------|-----------|----------|---|---|---|---|--------|
| 7         | 6         | 5        | 4 | 3 | 2 | 1 | 0      |
| CLAMP_CH1 | CLAMP_CH2 | Reserved |   |   |   |   | OTSD_I |
| R         |           |          |   |   |   |   |        |

Table 75. WARNING1 Register Field Descriptions

| BIT | FIELD     | TYPE | RESET | DESCRIPTION                      |
|-----|-----------|------|-------|----------------------------------|
| 7   | CLAMP_CH1 | R    | 0     | Left channel clamp warning       |
| 6   | CLAMP_CH2 | R    | 0     | Right channel clamp warning      |
| 5:1 | Reserved  | R    | 00000 | Reserved                         |
| 0   | OTSD_I    | R    | 0     | Over temperature shut down fault |

**9.1.1.32 WARNING2 (OFFSET = 73H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).

Table 76.OT\_WARNING Register

| 7        | 6        | 5        | 4        | 3          | 2          | 1          | 0          |
|----------|----------|----------|----------|------------|------------|------------|------------|
| CLIP_CH1 | CLIP_CH2 | CBCW_CH1 | CBCW_CH2 | OTW_LEVEL4 | OTW_LEVEL3 | OTW_LEVEL2 | OTW_LEVEL1 |
| R        |          |          |          |            |            |            |            |

Table 77.OT\_WARNING Register Field Descriptions

| BIT | FIELD      | TYPE | RESET | DESCRIPTION                                       |
|-----|------------|------|-------|---------------------------------------------------|
| 7   | CLIP_CH1   | R    | 0     | Left channel clip warning                         |
| 6   | CLIP_CH2   | R    | 0     | Right channel clip warning                        |
| 5   | CBCW_CH1   | R    | 0     | Left channel cycle by cycle over current warning  |
| 4   | CBCW_CH2   | R    | 0     | Right channel cycle by cycle over current warning |
| 3   | OTW_LEVEL4 | R    | 0     | OT Warning 146                                    |
| 2   | OTW_LEVEL3 | R    | 0     | OT Warning 135                                    |
| 1   | OTW_LEVEL2 | R    | 0     | OT Warning 125                                    |
| 0   | OTW_LEVEL1 | R    | 0     | OT Warning 113                                    |

**9.1.1.33 PIN\_CONTROL1 REGISTER (OFFSET = 74H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).

Table 78. PIN\_CONTROL1 Register

| 7        | 6          | 5         | 4         | 3        | 2        | 1       | 0       |
|----------|------------|-----------|-----------|----------|----------|---------|---------|
| MASK_OTF | MASK_PDROP | MASK_CLIP | MASK_CLKF | MASK_PUV | MASK_POV | MASK_DC | MASK_OC |
| R/W      | R/W        | R/W       | R/W       | R/W      | R/W      | R/W     | R/W     |

Table 79. PIN\_CONTROL1 Register Field Descriptions

| BIT | FIELD      | TYPE | RESET | DESCRIPTION                 |
|-----|------------|------|-------|-----------------------------|
| 7   | MASK_OTF   | R/W  | 0     | Mask OTSD fault report      |
| 6   | MASK_PDROP | R/W  | 0     | Mask PVDD drop fault report |
| 5   | MASK_CLIP  | R/W  | 0     | Mask clip fault report      |
| 4   | MASK_CLKF  | R/W  | 0     | Mask clock fault report     |
| 3   | MASK_PUV   | R/W  | 0     | Mask PVDD UV fault report   |
| 2   | MASK_POV   | R/W  | 0     | Mask PVDD OV fault report   |
| 1   | MASK_DC    | R/W  | 0     | Mask DC fault report        |
| 0   | MASK_OC    | R/W  | 0     | Mask OC fault report        |



**9.1.1.34 PIN\_CONTROL2 REGISTER (OFFSET = 75H) [RESET = 0XF8]**Return to [SUMMARY TABLE](#).**Table 80. PIN\_CONTROL2 Register**

| 7        | 6          | 5          | 4         | 3         | 2        | 1         | 0         |
|----------|------------|------------|-----------|-----------|----------|-----------|-----------|
| RESERVED | LATCH_CBCW | LATCH_CLKF | LATCH_OTF | LATCH_OTW | MASK_OTW | MASK_CBCW | MASK_CBCF |
| R/W      |            |            |           |           |          |           |           |

**Table 81. PIN\_CONTROL2 Register Field Descriptions**

| BIT | FIELD      | TYPE | RESET | DESCRIPTION                        |
|-----|------------|------|-------|------------------------------------|
| 7   | RESERVED   | R/W  | 1     |                                    |
| 6   | LATCH_CBCW | R/W  | 1     | 1: latch cbcw reported to warningz |
| 5   | LATCH_CLKF | R/W  | 1     | 1: latch clkf reported to faultz   |
| 4   | LATCH_OTF  | R/W  | 1     | 1: latch otsd reported to faultz   |
| 3   | LATCH_OTW  | R/W  | 1     | 1: latch otw reported to warningz  |
| 2   | MASK_OTW   | R/W  | 0     | Mask OT warning report             |
| 1   | MASK_CBCW  | R/W  | 0     | Mask CBC warning report            |
| 0   | MASK_CBCF  | R/W  | 0     | Mask CBC fault report              |

**9.1.1.35 MISC\_CONTROL REGISTER (OFFSET = 76H) [RESET = 0X00]**Return to [SUMMARY TABLE](#).**Table 82. MISC\_CONTROL Register**

| 7                 | 6          | 5           | 4              | 3           | 2        | 1           | 0         |
|-------------------|------------|-------------|----------------|-------------|----------|-------------|-----------|
| LATCH_CLKDET_2REG | LATCH_CLIP | LATCH_PVDDF | OTF_AUTOREC_EN | LATCH_PDROP | Reserved | LATCH-CLAMP | ASK_CLAMP |
| R/W               |            |             |                |             |          |             |           |

**Table 83. MISC\_CONTROL Register Field Descriptions**

| BIT | FIELD             | TYPE | RESET | DESCRIPTION                                           |
|-----|-------------------|------|-------|-------------------------------------------------------|
| 7   | LATCH_CLKDET_2REG | R/W  | 0     | 1: latch detailed clock detections reported to regmap |
| 6   | LATCH_CLIP        | R/W  | 0     | 1: latch clip reported to warningz                    |
| 5   | LATCH_PVDDF       | R/W  | 1     | 1: latch pov/puv reported to faultz                   |
| 4   | OTF_AUTOREC_EN    | R/W  | 0     | OTF auto-recovery enable                              |
| 3   | LATCH_PDROP       | R/W  | 0     | 1: latch pdrop reported to faultz                     |
| 2   | Reserved          | R/W  | 0     | Reserved                                              |
| 1   | LATCH-CLAMP       | R/W  | 0     | latches clamp reported to warningz                    |
| 0   | ASK_CLAMP         | R/W  | 1     | masks clamp reported to warningz                      |

## 10. 应用和实现

---

### NOTE

The information provided in this section is not part of the AnalogSemi component specification. Hence, AnalogSemi does not warrant its completeness or accuracy. Customers are responsible for determining suitability of components and system functionality for their applications. Validation and testing should be performed prior to design implementation.

---

## 10.1 自举电容

AU6815 建议使用 0.22uF-0.47uF 的电容器用于自举电容,通常建议使用 0.47uF。

### 10.1.1 电感选型

It is required that the peak current be smaller than the OCP (over current protection) value which is 5A. There are 3 cases which cause high peak current flow through inductor.

1. During power up (idle state, no audio input), the duty cycle increases from 0 to  $\theta$ .

$$I_{\text{peak\_power\_up}} \approx PVDD \times \sqrt{C/L} \times \sin(1/\sqrt{L \times C} \times \theta / F_{\text{sw}}) \quad (1)$$

Where:

$\theta = 0.5$  (BD Modulation), 0.14 (1SPW Modulation), 0.14 (Hybrid Modulation). This formula just provides a rough estimation. It is suggested to measure the start-up current based on LC filter.

Table 84. Peak Current during Power-Up

| PVDD | L (μH) | C (μF) | f <sub>w</sub> (kHz) | I <sub>peak\_power\_up</sub>      |
|------|--------|--------|----------------------|-----------------------------------|
| 24   | 4.7    | 0.68   | 384                  | 6.07A (> 5A OCP), not recommended |
| 24   | 4.7    | 0.68   | 768                  | 3.25A                             |
| 24   | 10     | 0.68   | 384                  | 3A                                |
| 24   | 10     | 0.68   | 768                  | 1.55A                             |
| 12   | 4.7    | 0.68   | 384                  | 3.32A                             |
| 12   | 10     | 0.68   | 384                  | 1.55A                             |

2. During music playing, some audio burst signal (high frequency) with very hard PVDD clipping will cause PWM duty cycle increase dramatically. This is the worst case and it rarely happens.

$$I_{\text{peak\_clipping}} \approx PVDD \times (1 - \theta) / (F_{\text{sw}} \times L) \quad (2)$$

3. Peak current due to Max output power. Ignore the ripple current flow through capacitor here.

$$I_{\text{peak\_output\_power}} \approx \sqrt{2 \times \text{Max\_Output\_Power} / R_{\text{speaker\_Load}}} \quad (3)$$

Same PVDD and switching frequency, larger inductance means smaller idle current for lower power dissipation.

It is suggested that inductors saturation current  $I_{SAT}$ , be larger than the amplifiers peak current during power-up and play audio.

$$I_{SAT} \geq \max(I_{peak\_power\_up}, I_{peak\_clipping}, I_{peak\_output\_power}) \quad (4)$$

In addition, the effective inductance at the peak current is required to be at least 80% of the inductance value in Table 85, to meet datasheet specifications.

The minimum inductance is given in Table 85.

**Table 85. LC Filter Recommendation**

| VDD (V) | Switching Frequency (kHz) | Modulation Scheme | Recommended Minimum Inductance (μH) for LC Filter Design |
|---------|---------------------------|-------------------|----------------------------------------------------------|
| ≤ 12    | 384                       | BD                | 4.7μH + 0.68μF                                           |
| > 12    |                           |                   | 10μH + 0.68μF                                            |
| ≤ 12    | 384                       | 1SPW/Hybrid       | 10μH + 0.68μF                                            |
| > 12    |                           |                   | 15μH + 0.68μF                                            |

For higher switching frequency ( $F_{sw}$ ), select inductors with minimum inductance to be  $384\text{kHz} / F_{sw} \times L$ .

### 10.1.2 供电去耦电容设计

推荐使用 0.1μF 电容用于高频滤波，该电容建议尽量靠近 PVDD，此外建议使用不小于 4 个 22μF 容量的电容用于去耦。如果是驱动低音，则建议越大越能提供瞬时电流，保证 PVDD 电压稳定。

### 10.1.3 输出 EMI 滤波设计

如果是 EMI 考虑，AU6815 集成了高阶的展频配合硬件电路设计，详细参数设置，请联系类比支持。

## 10.2 TYPICAL APPLICATIONS

### 10.2.1 2.0 (STEREO BTL) SYSTEM

Figure 19 shows the 2.0 (Stereo BTL) system application.





Figure 19. 2.0 (Stereo BTL) System Application Schematic

### 10.2.2 2.0 一站式调音软件平台

类比半导体提供一站式软件调试平台 ASATP, 可以直接通过输入调试参数, 在评估板验证完毕后直接导出驱动配置头文件方便客户软件集成。



类比调音平台 ASATP

## 11. 电源供电推荐

The AU6815 device requires two power supplies for proper operation. A high-voltage supply called PVDD is required to power the output stage of the speaker amplifier and its associated circuitry. Additionally, one

low-voltage power supply called DVDD is required to power the various low-power portions of the device. The allowable voltage range for both PVDD and DVDD supplies are listed in the [RECOMMENDED OPERATING CONDITIONS](#) table. Once the device has been initialized, PVDD must keep within the normal operation voltage. Once PVDD is lower than 3.5V, all registers need re-initialization again.

TBD

Figure 20. Power Supply Function Block Diagram

## 11.1 DVDD SUPPLY

DVDD 支持 3.3V 和 1.8V，通常建议使用 0.1uF 加 4.7uF 作为去耦。

## 11.2 PVDD SUPPLY

PVDD 支持范围为 4.5V-21V，一半建议 0.1uF 加 4 个 22uF 以上电容用于去耦。

# 12. 布局

请参考类比半导体评估板。

## 13. PACKAGE INFORMATION

The AU6815 is available in the TSSOP-28 packages. Figure 21 shows the package view.




Figure 21. Package View

Table 86 provides detailed information about the dimensions.

Table 86. Dimensions

| SYMBOL | DIMENSIONS IN MILLIMETERS |       | DIMENSIONS IN INCHES |       |
|--------|---------------------------|-------|----------------------|-------|
|        | MIN                       | MAX   | MIN                  | MAX   |
| D      | 9.600                     | 9.800 | 0.378                | 0.386 |
| D1     | 3.710                     | 3.910 | 0.146                | 0.154 |
| E      | 4.300                     | 4.500 | 0.169                | 0.177 |
| b      | 0.190                     | 0.300 | 0.007                | 0.012 |
| c      | 0.090                     | 0.200 | 0.004                | 0.008 |
| E1     | 6.250                     | 6.550 | 0.246                | 0.258 |
| E2     | 2.700                     | 2.900 | 0.106                | 0.122 |
| A      |                           | 1.100 |                      | 0.043 |
| A2     | 0.800                     | 1.000 | 0.031                | 0.039 |
| A1     | 0.020                     | 0.150 | 0.001                | 0.006 |
| e      | 0.65 (BSC)                |       | 0.026 (BSC)          |       |
| L      | 0.500                     | 0.700 | 0.02                 | 0.028 |
| H      | 0.25 (TYP)                |       | 0.01 (TYP)           |       |
| θ      | 1°                        | 7°    | 1°                   | 7°    |

## 14. TAPE AND REEL INFORMATION

请联系类比半导体获取。

REVISION HISTORY

| REVISION  | DATE         | DESCRIPTION                                                                                     |
|-----------|--------------|-------------------------------------------------------------------------------------------------|
| Rel 1.0   | 17 Sept 2023 | Rev 1.0 Release                                                                                 |
| Rel 1.1   | 5 Nov 2023   | Rev 1.1 release:<br>1.Updated TOC curves.<br>2.Updated typ error and OCP threshold to 5.5A typ. |
| Rel 1.1.1 | 27 Nov 2023  | Correct typ errors.                                                                             |
| Rel 1.1.2 | 28 Nov 2023  | Add GPIO functions.                                                                             |